


Physical Modeling, Numerical Simulation and Characterization of Advanced Semiconductor Devices: the ARCES perspective

Susanna Reggiani

Advanced Research Center on Electronic Systems for Information and Communication Technologies -- ARCES

Nanoelectronics

- ☐ Simulation of nanoelectronic devices using in-house developed tools
- ☐ Development of new simulation approaches for Quantum Computing






New physical effects

Material engineering

Device engineering




Disruptive innovation in future electronics:

- Ultra-low power devices for HPC
- Analog in-memory computing for Al
- More-than-Moore nanosensors for IoT



SiC & GaN Power Devices: the reliability challenges!

- ☐ High-Voltage on-wafer and in-package characterization
- **☐** TCAD simulations






Degradation issues in GaN-Based Power HEMTs

In collaboration with: imec, Belgium.

Bias Temperature Instabilities in SiC MOSFETs

Investigation of new barrier materials for GaN-based HEMTs



Large Energy Savings Potential

Globally **nearly 100TWh/year**:

- Data centers
- Electric vehicles
- Laptops & mobile phones
- Renewable energy generation

ARCES on-going activities in European and National Projects

R3-PowerUP: 300mm
Pilot Line for Smart
Power and Power
Discretes (H2020,
JTI-ECSEL)



iREL 4.0 : Intelligent Reliability 4.0 (H2020, JTI-ECSEL)



REACTION: first and euRopEAn siC eigTh Inches pilOt liNe. (H2020, JTI-ECSEL)

Five2D "Five challenges towards electronics based on 2D materials" (PRIN2017)



GaN4AP: GaN for Advanced Power Applications (H2020, JTI-ECSEL)


TRANSFORM

TRANSFORM: Trusted European SiC Value Chain for a greener Economy (H2020, JTI-ECSEL)




Industrial Partnerships

Conductivity in the molding compound: characterization and modeling of charge spreading Texas Instruments Dallas, Texas




TCAD-based investigation on transport properties of Diamondlike Carbon coatings for HV-ICs ABB Semiconductors, Switzerland

Understanding of hot-carrier stress degradation and gate leakage current in LDMOS devices ARCES-STMicroelectronics Lab



Next steps: Integrated Galvanic Isolation



... and Integrated Electrostatic-Discharge (ESD) Protection




Texas Instruments Dallas, Texas


50 billion devices connected to internet


Endless possibilities in combining

non-standard on-chip protection clamps → ESD reliability challenges



Physiscal insight into complex ESD events via TCAD simulations





Technical Committees

















